

Analog Electronics


ENEE236

Instructor: Nasser Ismail

L8- DC Biasing - BJTs

Example

- Assume $V_{CE(sat)}=0.2\text{ V}$
- Find mode of operation of Q1 ?



Determine Mode of Operation of BJT?

- Solution:
- 1) Since BE junction is forward biased \implies Q1 can be either in Active (Linear) or Saturation mode
- Assume it is in Active Mode


$$5 = 200 \text{ k}\Omega \cdot I_B + V_{BE} + 2 \text{ k}\Omega \cdot I_E$$

$$\text{But, } I_E = (1 + \beta) I_B$$

$$\text{Solve for } I_B = \frac{5 - V_{BE}}{200 \text{ k}\Omega + (1 + \beta) \cdot 2 \text{ k}\Omega}$$

$$I_B = \frac{5 - 0.7}{200 \text{ k}\Omega + (1 + 100) \cdot 2 \text{ k}\Omega}$$

$$= \frac{4.3 \text{ V}}{402 \text{ k}\Omega} = 10.7 \text{ } \mu\text{A}$$




$$\begin{aligned}
 I_C &= \beta I_B \\
 &= (100) \cdot (10.7 \mu\text{A}) \\
 &= 1.07 \text{ mA} \\
 I_E &= (\beta + 1) I_B \\
 &= 1.0807 \text{ mA}
 \end{aligned}$$

Now we find V_{CE} from output circuit

$$\begin{aligned}
 10 - I_C \cdot 3 \text{ k}\Omega - I_E \cdot 2 \text{ k}\Omega &= V_{CE} \\
 \Rightarrow V_{CE} &= 4.63 \text{ V} > V_{CE(\text{sat})}
 \end{aligned}$$

\therefore Q1 is in active mode and the assumption is true
 we can also verify that the BC junction is reverse
 biased which is required so that the BJT operates
 in active mode




$$10 - I_C \cdot 3 \text{ k}\Omega - I_E \cdot 2 \text{ k}\Omega = V_{CE}$$

$$\Rightarrow V_{CE} = V_{CB} - V_{EB}$$

$$\Rightarrow V_{CB} = V_{CE} - V_{BE} = 4.63 - 0.7 = 3.93 \text{ V}$$

$$\therefore V_{BC} = -V_{CB} = -3.33 \text{ V}$$

BC junction is reverse biased



- Solution:
- 1) Since BE junction is forward biased \implies Q1 can be either in Active (Linear) or Saturation mode
- Assume it is in saturation mode:

$$10 - I_{C(sat)} \cdot 3k\Omega - I_{E(sat)} \cdot 2k\Omega = V_{CE(Sat)}$$

assume $I_{E(sat)} = I_{C(sat)}$

$$\therefore I_{C(sat)} = \frac{10 - 0.2}{5k\Omega} = 1.96 \text{ mA}$$

$$I_{B(min)} = \frac{I_{C(sat)}}{\beta} = 19.6 \text{ }\mu\text{A}$$

Now we find the actual value of I_B



$$I_{B(actual)} = 10.7 \text{ }\mu\text{A} \text{ (it was found previously)}$$

since

$$I_{B(actual)} < I_{B(sat)} = I_{B(min)} \implies \text{the assumption}$$

made earlier that BJT in saturation mode

is wrong, and actually it is in active mode




Biasing

Biasing: Applying DC voltages to a transistor in order to establish fixed level of voltage and current. For Amplifier (active/Linear) mode, the resulting dc voltage and current establish the operation point to turn it on so that it can amplify AC signals.

Operating Point

The DC input establishes an operating or *quiescent point* called the ***Q-point***.



The Three Operating Regions

Active or Linear Region Operation

- Base–Emitter junction is forward biased
- Base–Collector junction is reverse biased

Cutoff Region Operation

- Base–Emitter junction is reverse biased


Saturation Region Operation

- Base–Emitter junction is forward biased
- Base–Collector junction is forward biased

DC Biasing Circuits


1. Fixed-bias circuit
2. Emitter-stabilized bias circuit
3. DC bias with voltage feedback
4. Voltage divider bias circuit

1) Fixed Bias Configuration



DC equivalent circuit

$$f = 0 \Rightarrow X_C = \frac{1}{2\pi f C} \cong \infty \text{ (open circuit)}$$



The Base-Emitter Loop


From Kirchhoff's voltage law for Input:

$$+V_{CC} - I_B R_B - V_{BE} = 0$$

Solving for base current:

$$I_B = \frac{V_{CC} - V_{BE}}{R_B}$$

Choosing R_B will establish the required level of I_B



Collector-Emitter Loop

Collector current:

$$I_C = \beta I_B$$

From Kirchhoff's voltage law:

$$V_{CE} = V_{CC} - I_C R_C$$

$$V_{CE} = V_C - V_E$$



Since $V_E = 0 \Rightarrow \therefore V_{CE} = V_C$

$$V_{CE} = V_{CC} - I_C R_C$$

Also

$$V_{BE} = V_B - V_E$$

$$\therefore V_{BE} = V_B$$



$$V_{BE} - V_{CE} - V_{BC} = 0$$

$$\therefore V_{BC} = V_{BE} - V_{CE}$$

Saturation

When the transistor is operating in **saturation**, current through the transistor is at its *maximum* possible value.

$$I_{Csat} = \frac{V_{CC}}{R_C}$$

$$V_{CE} = V_{CE(sat)} \cong 0 \text{ V}$$

Load Line Analysis

The load line end points are:

I_{Csat}


$$I_C = V_{CC} / R_C$$

$$V_{CE} = 0 \text{ V}$$

$V_{CEcuttoff}$


$$V_{CE} = V_{CC}$$

$$I_C = 0 \text{ mA}$$




The Q -point is the operating point where the value of R_B sets the value of I_B that controls the values of V_{CE} and I_C .


The Effect of V_{CC} on the Q-Point



The Effect of R_C on the Q-Point



The Effect of I_B on the Q-Point



Design: Fixed bias

Assume $V_{CC} = 10\text{V}$, $\beta_{\text{nominal}} = 100$, $\beta_{\text{min}} = 50$, $\beta_{\text{max}} = 150$

Design for Q-point: $V_{CEQ} = 5\text{V}$, $I_{CQ} = 1\text{mA}$

Solution

$$I_{BQ} = \frac{I_{CQ}}{\beta_{\text{nominal}}} = \frac{1\text{ mA}}{100} = 10\ \mu\text{A}$$

$$I_B = \frac{V_{CC} - V_{BE}}{R_B} \Rightarrow$$


$$R_B = \frac{V_{CC} - V_{BE}}{I_B} = \frac{10 - 0.7}{10\ \mu\text{A}}$$

$$= 930\ \text{k}\Omega$$

$$V_{CE} = V_{CC} - I_C R_C$$

$$V_{CEQ} = 5 = 10 - I_C R_C$$

$$\therefore R_C = \frac{5}{1\text{ mA}} = 5\ \text{k}\Omega$$



Fixed bias Stability

Assume $V_{CC} = 10\text{V}$, $\beta_{\text{nominal}} = 100$, $\beta_{\text{min}} = 50$, $\beta_{\text{max}} = 150$

Design for Q - point : $V_{CEQ} = 5\text{V}$, $I_{CQ} = 1\text{mA}$

Solution – continued

If $\beta = \beta_{\text{min}} = 50$

$$I_B = 10\ \mu\text{A}$$

$$I_C = \beta I_B = (50)(10\ \mu\text{A}) = 0.5\ \text{mA}$$

$$V_{CE} = V_{CC} - I_C R_C$$

$$V_{CEQ} = 10 - (0.5\ \text{mA})(5\ \text{k}\Omega) = 7.5\ \text{V}$$


If $\beta = \beta_{\text{max}} = 150$

$$I_B = 10\ \mu\text{A}$$

$$I_C = \beta I_B = (150)(10\ \mu\text{A}) = 1.5\ \text{mA}$$

$$V_{CE} = V_{CC} - I_C R_C$$

$$V_{CEQ} = 10 - (1.5\ \text{mA})(5\ \text{k}\Omega) = 2.5\ \text{V}$$



for

$$50 \leq \beta \leq 150$$

$$I_B = 10\ \mu\text{A}\ \text{fixed}$$

$$0.5\ \text{mA} \leq I_C \leq 1.5\ \text{mA}$$


$$7.5\ \text{V} \geq V_{CE} \geq 2.5\ \text{V}$$

$$\therefore \frac{I_{C(\text{max})}}{I_{C(\text{min})}} = \frac{1.5\ \text{mA}}{0.5\ \text{mA}} = 3$$

Not very
stable

2) Emitter-Stabilized Bias Circuit

Adding a resistor (R_E) to the emitter circuit stabilizes the bias circuit.



Base-Emitter Loop

From Kirchhoff's voltage law:

$$+V_{CC} - I_B R_B - V_{BE} - I_E R_E = 0$$


Since $I_E = (\beta + 1)I_B$:

$$V_{CC} - I_B R_B - V_{BE} - (\beta + 1)I_B R_E = 0$$

Solving for I_B :

$$I_B = \frac{V_{CC} - V_{BE}}{R_B + (\beta + 1)R_E}$$

$(\beta + 1)R_E$ ← is the emitter resistor as it appears
in the base emitter loop



Base-Emitter Loop

Solving for I_E :

$$I_E = \frac{V_{CC} - V_{BE}}{\frac{R_B}{(\beta + 1)} + R_E}$$


In order to get I_E almost independent of β we choose:

$$R_E \gg \frac{R_B}{(\beta + 1)}$$

$$\Rightarrow I_E \cong \frac{V_{CC} - V_{BE}}{R_E}$$

Also, in order to guarantee operation in linear mode

we choose $0.1 V_{CC} \leq V_E < 0.2 V_{CC}$



Collector-Emitter Loop

From Kirchhoff's voltage law:

$$I_E R_E + V_{CE} + I_C R_C - V_{CC} = 0$$

Since $I_E \cong I_C$:


$$V_{CE} = V_{CC} - I_C (R_C + R_E)$$

Also:

$$V_E = I_E R_E$$

$$V_C = V_{CE} + V_E = V_{CC} - I_C R_C$$

$$V_B = V_{CC} - I_R R_B = V_{BE} + V_E$$



Design: Emitter Stabilization bias

Assume $V_{CC} = 10\text{V}$, $\beta_{\text{nominal}} = 100$, $\beta_{\text{min}} = 50$, $\beta_{\text{max}} = 150$

Design for Q - point : $V_{CEQ} = 5\text{V}$, $I_{CQ} = 1\text{mA}$

Solution

$$\text{— let } V_E = 0.1 V_{CC}$$

$$V_E = 1\text{V}$$


$$I_E = \frac{V_E}{R_E} \Rightarrow R_E = \frac{1\text{V}}{1.01\text{mA}} \cong 1\text{k}\Omega$$

$$I_B = \frac{V_{CC} - V_{BE}}{R_B + (\beta + 1)R_E} \Rightarrow$$

$$R_B I_B + I_B (\beta + 1)R_E = V_{CC} - V_{BE}$$

$$\begin{aligned} R_B &= \frac{V_{CC} - V_{BE} - I_B (\beta + 1)R_E}{I_B} \\ &= \frac{10 - 0.7 - 10\mu\text{A}(100 + 1)1\text{k}\Omega}{10\mu\text{A}} \end{aligned}$$

$$= 829\text{k}\Omega$$



$$V_{CE} = V_{CC} - I_C R_C - V_E$$

$$V_{CEQ} = 5 = 10 - 1 - I_C R_C$$

$$\therefore R_C = \frac{4}{1\text{mA}} = 4\text{k}\Omega$$

Emitter bias Stability

If $\beta = \beta_{\min} = 50$

$$I_B = \frac{9.3}{829k\Omega + 51k\Omega} = 10.56 \mu\text{A}$$

$$I_C = \beta I_B = (50)(10.56 \mu\text{A}) = 0.528 \text{ mA}$$

$$V_{CE} = V_{CC} - I_C R_C - V_E$$

$$V_{CEQ} = 10 - (0.528 \text{ mA})(4 \text{ k}\Omega) - 1 = 6.89 \text{ V}$$


If $\beta = \beta_{\max} = 150$

$$I_B = \frac{9.3}{829k\Omega + 151k\Omega} = 9.489 \mu\text{A}$$

$$I_C = \beta I_B = (150)(9.489 \mu\text{A}) = 1.423 \text{ mA}$$

$$V_{CE} = V_{CC} - I_C R_C - V_E$$

$$V_{CEQ} = 10 - (1.423 \text{ mA})(4 \text{ k}\Omega) - 1 = 3.31 \text{ V}$$



for

$$50 \leq \beta \leq 150$$

$$10.56 \mu\text{A} \geq I_B \geq 9.489 \mu\text{A}$$

$$0.528 \text{ mA} \leq I_C \leq 1.423 \text{ mA}$$

$$6.89 \text{ V} \geq V_{CE} \geq 3.31 \text{ V}$$

$$\therefore \frac{I_{C(\max)}}{I_{C(\min)}} = \frac{1.423 \text{ mA}}{0.528 \text{ mA}} \cong 2.7$$



Improved,
but not
very
stable

Improved Biased Stability

Stability refers to a condition in which the currents and voltages remain fairly constant over a wide range of temperatures and transistor Beta (β) values.

Adding R_E to the emitter improves the stability of a transistor.

Saturation Level



The endpoints can be determined from the load line.

$V_{CE\text{ cutoff}}$:

$$V_{CE} = V_{CC}$$
$$I_C = 0\text{ mA}$$


$I_{C\text{ sat}}$:

$$V_{CE} = 0\text{ V}$$
$$I_C = \frac{V_{CC}}{R_C + R_E}$$

3) DC Bias With Voltage Feedback

Another way to improve the stability of a bias circuit is to add a feedback path from collector to base.

In this bias circuit the Q-point is only slightly dependent on the transistor beta, β .



Base-Emitter Loop

From Kirchhoff's voltage law:

$$V_{CC} - I.R_L - I_B R_B - V_{BE} = 0$$

$$I = I_C + I_B$$

$$I_C = \beta I_B$$


Solving for I_B :

$$I_B = \frac{V_{CC} - V_{BE}}{R_L (\beta + 1) + R_B}$$

$$V_{CC} = I.R_L + V_{CE}$$

$$I = I_C + I_B$$

$$V_{CE} = V_{CC} - (I_C + I_B)R_L$$



suppose $\beta \uparrow$, $I_B \downarrow$, $I_C = \uparrow \beta \cdot I_B \downarrow \cong \text{const}$
there is some kind of compensation effect

Design: Voltage feedback bias

Assume $V_{CC} = 10V$, $\beta_{\text{nominal}} = 100$, $\beta_{\text{min}} = 50$, $\beta_{\text{max}} = 150$

Design for Q-point : $V_{CEQ} = 5V$, $I_{CQ} = 1mA$

Solution

$$R_L = \frac{V_{CC} - V_{CE}}{I_C + I_B} = \frac{10 - 5}{1mA + \frac{1mA}{100}} = 4.95 \text{ k}\Omega$$

$$I_B = \frac{V_{CC} - V_{BE}}{R_L(\beta + 1) + R_B}$$

$$\therefore R_B = 430 \text{ k}\Omega$$

If $\beta = \beta_{\text{min}} = 50$

$$I_B = 0.013627 \text{ mA}$$

$$I_C = 0.68 \text{ mA}$$

If $\beta = \beta_{\text{max}} = 150$

$$I_B = 0.00793 \text{ mA}$$

$$I_C = 1.19 \text{ mA}$$


for

$$50 \leq \beta \leq 150$$

$$0.68 \text{ mA} \leq I_C \leq 1.19 \text{ mA}$$

$$\therefore \frac{I_{C(\text{max})}}{I_{C(\text{min})}} = \frac{1.19 \text{ mA}}{0.68 \text{ mA}} \cong 1.75$$

Better
Q-point
stability



Base-Emitter Bias Analysis

Transistor Saturation Level

$$I_{C\text{sat}} = I_{C\text{max}} = \frac{V_{CC}}{R_L}$$

Load Line Analysis

Cutoff

$$V_{CE} = V_{CC}$$
$$I_C = 0 \text{ mA}$$


Saturation

$$I_C = \frac{V_{CC}}{R_L}$$
$$V_{CE} = 0 \text{ V}$$

4) Voltage Divider Bias

This is a very stable bias circuit.

The currents and voltages are nearly independent of any variations in β if the circuit is designed properly



Approximate Analysis

Where $I_B \ll I_1$ and $I_1 \cong I_2$:

$$V_B = \frac{R_1 V_{CC}}{R_1 + R_2}$$

$$V_E = V_B - V_{BE}$$

$$I_{E(\text{approximate})} = \frac{V_E}{R_E} = \frac{V_B - V_{BE}}{R_E}$$


From Kirchhoff's voltage law:

$$V_{CE} = V_{CC} - I_C R_C - I_E R_E$$

$$I_E \cong I_C$$

$$V_{CE} = V_{CC} - I_C (R_C + R_E)$$

Here we got I_C independent of β which provides good Q-point stability



Exact Analysis

We must try to make I_B as close as possible to zero

Thevenin Equivalent circuit for the circuit left of the base is done



$$V_{th} = \frac{R_1 V_{CC}}{R_1 + R_2}$$

$$R_{th} = R_1 // R_2 = \frac{R_1 R_2}{R_1 + R_2}$$

$$V_{th} = I_B R_{th} + V_{BE} + I_E R_E$$

$$\text{but } I_B = \frac{I_E}{\beta + 1}$$

$$\therefore I_{E(\text{exact})} = \frac{V_{th} - V_{BE}}{\frac{R_{th}}{\beta + 1} + R_E}$$




Exact Analysis

$$\therefore I_{E(\text{exact})} = \frac{V_{\text{th}} - V_{\text{BE}}}{\frac{R_{\text{th}}}{\beta + 1} + R_E}$$

if we compare to approximate solution

$$I_{E(\text{approximate})} = \frac{V_B - V_{\text{BE}}}{R_E}$$

\Rightarrow we must make the quantity $\frac{R_{\text{th}}}{\beta + 1} \ll R_E$




Here we got I_c independent of β

$$\therefore R_{\text{th}} \ll (\beta + 1)R_E$$

$$\text{as a rule let } R_{\text{th}} \ll \frac{(\beta + 1)R_E}{10}$$

or

$$R_{\text{th}} \ll \frac{\beta R_E}{10}$$



Design: Voltage Divider bias

Assume $V_{CC} = 10V$, $\beta_{\text{nominal}} = 100$, $\beta_{\text{min}} = 50$, $\beta_{\text{max}} = 150$

Design for Q - point : $V_{CEQ} = 5V$, $I_{CQ} = 1mA$

Solution

$$1) \text{ let } V_E = 0.1 V_{CC}$$

$$V_E = 1V$$


$$I_E = \frac{V_E}{R_E} \Rightarrow R_E = \frac{1V}{1.01mA} \cong 1k\Omega$$

$$2) \text{ let } R_{th} = \frac{R_E \cdot \beta_{\text{nominal}}}{50} = \frac{1k\Omega \cdot 100}{50} = 2k\Omega$$

$$3) V_{CC} = R_C I_C + I_E R_E + V_{CE}$$

$$V_{CEQ} = 5$$

$$\therefore R_C = \frac{V_{CC} - V_{CE} - V_E}{1mA} = \frac{10 - 5 - 1}{1mA} = 4k\Omega$$



Design: Voltage Divider bias

Assume $V_{CC} = 10V$, $\beta_{\text{nominal}} = 100$, $\beta_{\text{min}} = 50$, $\beta_{\text{max}} = 150$

Design for Q - point : $V_{CEQ} = 5V$, $I_{CQ} = 1\text{mA}$

Solution – continued

$$4) I_E = \frac{V_{th} - V_{BE}}{\frac{R_{th}}{\beta + 1} + R_E}$$


$$\therefore V_{th} = \frac{R_1 V_{CC}}{R_1 + R_2} = I_E \left(\frac{R_{th}}{\beta + 1} + R_E \right) + V_{BE} = 1.72V \dots(1)$$

$$R_{th} = R_1 // R_2 = \frac{R_1 R_2}{R_1 + R_2} = 2 \text{ k}\Omega \dots\dots\dots(2)$$

solving (1) & (2) yields:

$$R_1 = 2.42 \text{ k}\Omega$$

$$R_2 = 11.64 \text{ k}\Omega$$



Voltage Divider bias Stability

$$\text{If } \beta = \beta_{\min} = 50$$

$$I_C = 0.982 \text{ mA}$$

$$\text{If } \beta = \beta_{\max} = 150$$

$$I_C = 1.0069 \text{ mA}$$

for

$$50 \leq \beta \leq 150$$

$$0.982 \text{ mA} \leq I_C \leq 1.0067 \text{ mA}$$

$$\therefore \frac{I_{C(\max)}}{I_{C(\min)}} = \frac{1.0067 \text{ mA}}{0.982 \text{ mA}} \cong 1.0254$$

Very good
Q-point
stability

Voltage Divider Bias Analysis

Transistor Saturation Level

$$I_{Csat} = I_{Cmax} = \frac{V_{CC}}{R_C + R_E}$$

Load Line Analysis

Cutoff:

$$V_{CE} = V_{CC}$$
$$I_C = 0 \text{ mA}$$

Saturation:

$$I_C = \frac{V_{CC}}{R_C + R_E}$$
$$V_{CE} = 0 \text{ V}$$

PNP Transistors

The analysis for *pn*p transistor biasing circuits is the same as that for *np*n transistor circuits. The only difference is that the currents are flowing in the opposite direction.

DC and AC Load Lines

Assume $V_{CC} = 18V$, $\beta = 100$

$R_B = 576\text{ k}\Omega$; $R_C = 3\text{ k}\Omega$; $V_{BE} = 0.65\text{ V}$

FIRST: DC ANALYSIS

$$V_{CC} = V_{CE} + I_C R_C$$

$$I_C = -\frac{1}{R_C} V_{CE} + \frac{V_{CC}}{R_C} \Leftarrow I_C = f(V_{CE})$$


This is a straight line equation

$$Y = mX + b$$

$$I_B = \frac{V_{CC} - V_{BE}}{R_B} = \frac{18 - 0.65}{576\text{ k}\Omega} = 30\text{ }\mu\text{A}$$

$$I_C = \beta I_B = 3\text{ mA}$$

$$\begin{aligned} V_{CE} &= V_{CC} - I_C R_C = 18 - (3\text{ mA})(3\text{ k}\Omega) \\ &= 9\text{ V} \end{aligned}$$



DC Load Line

I_{Csat}

$$I_{Csat} = \frac{V_{CC}}{R_C}$$


$$V_{CE} = V_{CE(sat)} \cong 0 V$$

$V_{CEcutoff}$

$$V_{CE(cutoff)} = V_{CC}$$


$$I_C = 0 \text{ mA}$$

$$I_C = -\frac{1}{R_C} V_{CE} + \frac{V_{CC}}{R_C} \Leftarrow I_C = f(V_{CE})$$



AC Load Line

AC Equivalent Circuit



Since we have dc and ac quantities,

let us define the notation

total DC ac

$$V_{BE}(t) = V_{BE} + v_{be}$$

$$V_{CE}(t) = V_{CE} + v_{ce}$$

$$I_C(t) = I_C + i_c$$

$$I_B(t) = I_B + i_b$$


$$v_{ce} = -R_{ac} \cdot i_c$$

$$\text{where } R_{ac} = R_c // R_L$$

is the ac resistance seen from collector terminal
+ resistance seen from emitter terminal

AC Load Line

AC Equivalent Circuit




$$(V_{CE}(t) - V_{CEQ}) = -R_{ac} \cdot (I_C(t) - I_{CQ})$$


$$(V_{CE}(t)_{\max} - V_{CEQ}) = R_{ac} \cdot I_{CQ}$$

$$V_{CE}(t)_{\max} = V_{CEQ} + R_{ac} \cdot I_{CQ}, \text{ when } I_C(t) = 0$$

$$(V_{CE}(t) - V_{CEQ}) = -R_{ac} \cdot (I_C(t) - I_{CQ})$$


$$I_C(t)_{\max} = \frac{V_{CEQ}}{R_{ac}} + I_{CQ} \text{ when } V_{CE}(t) = 0$$





AC Load Line

AC Equivalent Circuit



$$v_{ce} = V_{CE}(t) - V_{CE}$$

$$i_c = I_C(t) - I_C$$

$$v_{ce} = -R_{ac} \cdot i_c$$

$$(V_{CE}(t) - V_{CEQ}) = -R_{ac} \cdot (I_C(t) - I_{CQ})$$

Ac load line equation

To Draw ac load line

we find $(V_{CE}(t)_{\max})$ and $(I_C(t)_{\max})$

Design Criteria

- In order to have the amplifier to amplify an input ac signal without distortion (by going into saturation or cut-off)
- We must choose the Q-point in the middle of ac load line

$$I_{CQ} = \frac{1}{2} I_{C(t)\max}$$

$$V_{CEQ} = \frac{1}{2} V_{CE(t)\max}$$



$$2I_{CQ} = I_{C(t)\max}$$

$$2I_{CQ} = I_{CQ} + \frac{V_{CEQ}}{R_{ac}}$$

$$\therefore I_{CQ} = \frac{V_{CEQ}}{R_{ac}}$$

DC Analysis

$$V_{CC} = V_{CE} + I_C R_C$$

define $R_{dc} = R_C$

$$V_{CC} = V_{CE} + I_C R_{dc}$$

at the Q - point

$$V_{CC} = V_{CEQ} + I_{CQ} R_{dc}$$

For maximum Symmetrical swing



$$I_{CQ} = \frac{V_{CEQ}}{R_{ac}} \Rightarrow V_{CEQ} = I_{CQ} R_{ac}$$

$$V_{CC} = I_{CQ} \cdot R_{ac} + I_{CQ} \cdot R_{dc}$$

$$\therefore I_{CQ} = \frac{V_{CC}}{R_{ac} + R_{dc}}$$

**** To design for maximum Symmetrical Swing

DC Analysis

Also

$$\begin{aligned}V_{CEQ} &= V_{CC} - I_{CQ} R_{dc} \\&= V_{CC} - R_{dc} \frac{V_{CC}}{R_{ac} + R_{dc}} \\&= V_{CC} \left(1 - \frac{R_{dc}}{R_{ac} + R_{dc}} \right) \\&= V_{CC} \left(\frac{R_{ac} + R_{dc} - R_{dc}}{R_{ac} + R_{dc}} \right) \\&= V_{CC} \left(\frac{R_{ac}}{R_{ac} + R_{dc}} \right) = \left(\frac{V_{CC}}{1 + \frac{R_{dc}}{R_{ac}}} \right) \text{***** For maximum}\end{aligned}$$

Symmetrical swing

Design Example


Design the amplifier for maximum symmetrical swing of the collector current?

Find the Q-point?

Find the required Value of R_B ?

Draw AC and DC load lines

What is the power dissipation of the transistor at the Q-point?



Solution

$$R_{ac} = R_C = 1 \text{ k}\Omega$$

$$R_{dc} = R_C + R_E = 1.5 \text{ k}\Omega$$

For Maximum Symmetrical Swing of I_c

$$I_{CQ} = \frac{V_{CC}}{R_{ac} + R_{dc}} = \frac{15}{1 \text{ k}\Omega + 1.5 \text{ k}\Omega} = 6 \text{ mA}$$


$$V_{CEQ} = \frac{V_{CC}}{1 + \frac{R_{dc}}{R_{ac}}} = \frac{15}{1 + \frac{1.5 \text{ k}\Omega}{1 \text{ k}\Omega}} = 6 \text{ V}$$

Maximum Swing (peak) of I_c

$$I_{CM} = I_{CQ} = 6 \text{ mA}$$

Maximum Symmetrical Swing (peak - peak) of I_c


$$I_{Cp-p} = 2I_{CQ} = 12 \text{ mA}$$



Solution

Maximum value of I_c :


$$I_C(t)_{\text{Max}} = I_{CQ} + \frac{V_{CEQ}}{R_{ac}} = 6 \text{ mA} + \frac{6}{1 \text{ k}\Omega} = 12 \text{ mA}$$



Maximum Value of V_{CE}

$$V_{CE}(t)_{\text{Max}} = I_{CQ} R_{ac} + V_{CEQ} = 6 \text{ mA} \cdot 1 \text{ k}\Omega + 6 = 12 \text{ V}$$

Example -Continued



$$I_B = \frac{4.7 - 0.7}{R_E(100 + 1) + R_B} = \frac{I_{CQ}}{100} = 60\ \mu\text{A}$$

$$\therefore R_B = 33\ \text{k}\Omega$$

$$\begin{aligned} P_Q &= V_{CEQ} \cdot I_{CQ} \\ &= 6\text{ V} \cdot 6\text{ mA} = 36\ \text{mW} \\ &= 6\text{ V} \cdot 6\text{ mA} = 36\ \text{mW} \end{aligned}$$


Analysis Example

Given $R_B=50\text{ k}\Omega$

Find the maximum collector current swing
and the Q-point?

Draw AC and DC load lines

What is the power dissipation of the
transistor at the Q-point?



$$R_{ac} = R_C = 1 \text{ k}\Omega$$

$$R_{dc} = R_C + R_E = 1.5 \text{ k}\Omega$$

Solution

Value of I_B and I_C

$$I_B = \frac{4.7 - 0.7}{R_E(100 + 1) + R_B}$$
$$= \frac{4.7 - 0.7}{500(100 + 1) + 50\text{k}\Omega}$$

$$= 40 \mu\text{A}$$

$$I_{CQ} = \beta I_{BQ} = 4 \text{ mA}$$


$$V_{CEQ} = V_{CC} - I_{CQ}(R_C + R_E) = 9 \text{ V}$$

Maximum Swing (peak) of I_C

$$I_{CM} \neq I_{CQ}, \Rightarrow I_{CM} = 4 \text{ mA}$$

Maximum Symmetrical Swing (peak - peak) of I_C



$$I_{Cp-p} = 2I_{CM} = 8 \text{ mA}$$



Solution

$$I_C(t)_{\text{Max}} = I_{CQ} + \frac{V_{CEQ}}{R_{ac}} = 4 \text{ mA} + \frac{9}{1 \text{ k}\Omega} = 13 \text{ mA}$$

$$V_{CE}(t)_{\text{Max}} = I_{CQ}R_{ac} + V_{CEQ} = 4 \text{ mA} \cdot 1 \text{ k}\Omega + 9 = 13 \text{ V}$$






Maximum Swing was reduced because the Q-point was not placed properly

Basic BJT Amplifiers Circuits

Graphical Analysis

- Can be useful to understand the operation of BJT circuits.
- First, establish DC conditions by finding I_B (or V_{BE})
- Second, figure out the DC operating point for I_C






Can get a feel for whether the BJT will stay in active region of operation

– What happens if R_C is larger or smaller?

Basic BJT Amplifiers Circuits

Graphical Analysis




Q-point is centered on the ac load line:



Basic BJT Amplifiers Circuits

Graphical Analysis

Q-point closer to cutoff:






Clipped at cutoff
(cutoff distortion)

Basic BJT Amplifiers Circuits

Graphical Analysis



Q-point closer to saturation:



**Clipped at cutoff
(saturation distortion)**


Basic BJT Amplifiers Circuits

Graphical Analysis



Transistor Switching Networks

Transistors with only the DC source applied can be used as electronic switches.



For $V_i = 5\text{V}$

$$I_B = \frac{5 - 0.7}{68 \text{ k}\Omega} = 63.24 \mu\text{A}$$


$$I_C = (125)(63.24 \mu\text{A}) = 7.9 \text{ mA}$$

$$\begin{aligned} V_{CE} &= V_{CC} - I_C R_C \\ &= 5 - (7.9 \text{ mA})(0.82 \text{ k}\Omega) \\ &= -1.482 \text{ V} < V_{CE(\text{sat})} \end{aligned}$$

\therefore BJT is in Sat. Mode & $V_C = V_{CE(\text{sat})}$

Transistor Switching Networks

Transistors with only the DC source applied can be used as electronic switches.




➔

$$I_{C(\text{sat})} = \frac{5}{0.82 \text{ k}\Omega} = 6.1 \text{ mA}$$
$$V_O = V_{CE(\text{sat})} \cong 0.2 \text{ V}$$

Transistor Switching Networks

Transistors with only the DC source applied can be used as electronic switches.



For $V_i = 0 \text{ V}$

$$I_B = 0$$

$$I_C = 0$$

$$V_{CE} = V_{CC}$$

\therefore BJT is in Cut - off Mode & $V_C = V_{CE(\text{cut0ff})} = V_{CC} = 5 \text{ V}$